

# PATENT ABSTRACTS OF JAPAN

(11)Publication number :

2000-022329

(43)Date of publication of application : 21.01.2000

(51)Int.CI. H05K 3/46  
H01L 21/60  
H05K 3/30  
H05K 3/32

(21)Application number : 10-182483

(71)Applicant : TOSHIBA CORP

(22)Date of filing : 29.06.1998


(72)Inventor : TAKIZAWA MINORU

## (54) WIRING BOARD AND ELECTRONIC UNIT, AND METHOD OF MOUNTING ELECTRONIC PARTS

### (57)Abstract:

**PROBLEM TO BE SOLVED:** To provide a wiring board and an electronic unit which can prevent the drop of junction property between the wiring board and the electronic parts, and a method for mounting electronic parts.

**SOLUTION:** For a wiring board 10, an insulating layer 12 right under the wiring pattern at the surface is made, impregnating glass cloth with resin. Moreover, for an electronic unit 11, a bare IC chip 20 is mounted through anisotropic conductive junction material 30 on the wiring board 10 where the insulating layer 12 right under the wiring pattern 11 at the surface layer is made by impregnating glass cloth with resin. Moreover, an electronic parts mounting method includes a process of placing film-shaped anisotropic conductive junction material 3 on the mounting face of the wiring board 10, and a process of temporarily fixing the film-shaped anisotropic conductive junction material 30 on the mounting face of the wiring board 10 by pressurizing and heating it by means of the flexible and heat-resistant pad of a heat tool.



\* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

---

## CLAIMS

---

[Claim(s)]

[Claim 1] The wiring substrate which is a wiring substrate of the build up mold manufactured by providing the circuit pattern by which the laminating was carried out on both sides of the insulating layer, and carrying out the laminating of said circuit pattern and said insulating layer one by one, and is characterized by having infiltrated the insulating layer in directly under [ of a surface circuit pattern ] into glass fabrics, and forming resin in them for it.

[Claim 2] The electronic unit characterized by mounting electronic parts in the wiring substrate of the build up mold manufactured by providing the circuit pattern by which the laminating was carried out on both sides of the insulating layer, infiltrating resin into glass fabrics, forming the insulating layer in directly under [ of a surface circuit pattern ], and carrying out the laminating of said circuit pattern and said insulating layer one by one, and growing into it through an anisotropy electric conduction cementing material.

[Claim 3] Provide the circuit pattern by which the laminating was carried out on both sides of the insulating layer, and the insulating layer in directly under [ of a surface circuit pattern ] Infiltrate resin into glass fabrics, form and said circuit pattern and said insulating layer to the wiring substrate of the build up mold manufactured by carrying out a laminating one by one The process which is the electronic-parts mounting approach of mounting electronic parts through an anisotropy electric conduction cementing material, and lays a film-like anisotropy electric conduction cementing material in the component side of said wiring substrate, The electronic-parts mounting approach characterized by pressurizing and heating the anisotropy electric conduction cementing material of the shape of said film with the pad equipped with the flexibility of a heat tool, and thermal resistance, and growing into the component side of said wiring substrate including the process which carries out temporary attachment.

[Claim 4] The wiring substrate which possesses the circuit pattern by which the laminating was carried out on both sides of the insulating layer, and is characterized by forming larger opening than the appearance of the electronic parts mounted in the circuit pattern of said surface by the wrap solder resist in the front face of the circuit pattern of said surface while infiltrating the insulating layer in directly under [ of a surface circuit pattern ] into glass fabrics and forming resin in them.

[Claim 5] The electronic unit characterized by providing the circuit pattern by which the laminating was carried out on both sides of the insulating layer, mounting electronic parts in the wiring substrate which forms large opening and changes, and changing from the appearance of the electronic parts mounted in the circuit pattern of said surface by the wrap solder resist in the front face of the circuit pattern of said surface to it through an anisotropy electric conduction cementing material while infiltrating the insulating layer in directly under [ of a surface circuit pattern ] into glass fabrics and forming resin in them.

[Claim 6] While providing the circuit pattern by which the laminating was carried out on both sides of the insulating layer, and the insulating layer in directly under [ of a surface circuit pattern ] infiltrating resin into glass fabrics and forming Larger opening than the appearance of the electronic parts mounted in the circuit pattern of said surface by the wrap solder resist in the front face of the circuit pattern of said surface to the wiring substrate which forms and changes The process which is the electronic-parts

mounting approach of mounting electronic parts through an anisotropy electric conduction cementing material, and lays a film-like anisotropy electric conduction cementing material in the component side of said wiring substrate, The electronic-parts mounting approach characterized by pressurizing and heating the anisotropy electric conduction cementing material of the shape of said film with the pad equipped with the flexibility of a heat tool, and thermal resistance, and growing into the component side of said wiring substrate including the process which carries out temporary attachment.

[Claim 7] The wiring substrate which possesses the circuit pattern by which the laminating was carried out on both sides of the insulating layer, and is characterized by making the corner of a point into a notching \*\*\*\* configuration for the electrode in the circuit pattern of said surface while infiltrating the insulating layer in directly under [ of a surface circuit pattern ] into glass fabrics and forming resin in them.

[Claim 8] The electronic unit which possesses the circuit pattern by which the laminating was carried out on both sides of the insulating layer, and is characterized by mounting electronic parts in the wiring substrate which changes the electrode in the circuit pattern of said surface considering the corner of a point as a notching \*\*\*\* configuration, and growing into it through an anisotropy electric conduction cementing material while infiltrating the insulating layer in directly under [ of a surface circuit pattern ] into glass fabrics and forming resin in them.

[Claim 9] While providing the circuit pattern by which the laminating was carried out on both sides of the insulating layer, and the insulating layer in directly under [ of a surface circuit pattern ] infiltrating resin into glass fabrics and forming The electrode in the circuit pattern of said surface to the wiring substrate which changes considering the corner of a point as a notching \*\*\*\* configuration The process which is the electronic-parts mounting approach of mounting electronic parts through an anisotropy electric conduction cementing material, and lays a film-like anisotropy electric conduction cementing material in the component side of said wiring substrate, The electronic-parts mounting approach characterized by pressurizing and heating the anisotropy electric conduction cementing material of the shape of said film with the pad equipped with the flexibility of a heat tool, and thermal resistance, and growing into the component side of said wiring substrate including the process which carries out temporary attachment.

---

[Translation done.]

\* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
  - 2.\*\*\*\* shows the word which can not be translated.
  - 3.In the drawings, any words are not translated.
- 

DETAILED DESCRIPTION

---

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the electronic-parts mounting approach at the time of manufacturing the wiring substrate possessing the circuit pattern by which the laminating was carried out on both sides of the insulating layer, the electronic unit which mounts electronic parts in this wiring substrate, and grows into it, and this electronic unit.

[0002]

[Description of the Prior Art] There is the flip chip mounting approach (the flip-chip-bonding method) using the anisotropy electric conduction cementing material as one of the approaches which mounts the semiconductor device which is electronic parts in a wiring substrate (printed wired board).

[0003] Drawing 9 is electronic unit A manufactured using the flip chip mounting approach, and the raise in basic wages IC chip C which is electronic parts is mounted in the wiring substrate B through the anisotropy electric conduction cementing material D.

[0004] As shown in drawing 10, the circuit pattern B1 with which the laminating of a circuit pattern and the insulating layer is carried out by turns, and the wiring substrate B changes from an electrical conducting material to a component side (drawing Nakagami side), and B1 — are formed, and electrode B1a is respectively formed at the tip of each circuit pattern B1 of gold plate.

[0005] Insulating-layer B-2 formed from insulating resin is formed directly under the surface circuit pattern B1, a circuit pattern B3 is formed directly under this insulating-layer B-2, and insulating-layer B4 is further formed directly under the circuit pattern B3.

[0006] Moreover, as shown in drawing 10, the surface circuit pattern B1 and B1 — are covered with the solder resist Br in the front face except for the part of each electrode B1a.

[0007] On the other hand, the electrode calcium corresponding to the component side (drawing insole side) and calcium— are prepared with electrode B1a of the wiring substrate B, and B1a—, and the raise in basic wages IC chips C which are electronic parts as shown in drawing 9 are each electrodes calcium and calcium. — Bump Cb is respectively formed in the front face.

[0008] In order to manufacture electronic unit A mentioned above, as shown in drawing 11 (a), the film-like anisotropy electric conduction cementing material (anisotropy electric conduction film) D is first laid in the component side of the wiring substrate B. In addition, the anisotropy electric conduction cementing material D is formed like common knowledge by making the electric conduction particle Db and Db— intermingled to insulating resin Da.

[0009] Subsequently, as shown in drawing 11 (b), the anisotropy electric conduction cementing material D is pressurized from heating and the upper part with the heat tool H, and temporary adhesion of the anisotropy electric conduction cementing material D is carried out at the wiring substrate B. In addition, the pad Hp of the heat tool H is formed from metallic materials, such as stainless steel, and the heater for heating which is not illustrated is formed in the interior.

[0010] Subsequently, after laying the raise in basic wages IC chip C which is not illustrated to the anisotropy electric conduction cementing material D by which temporary adhesion was carried out in the wiring substrate B, actual adhesion of the raise in basic wages IC chip C is carried out at the wiring substrate B by pressurizing the raise in basic wages IC chip C with the heat tool H, and heating the anisotropy electric conduction cementing material D.

[0011] According to the thing which write and to do, the raise in basic wages IC chip C is joined to the wiring substrate B with the insulating resin Da of the anisotropy electric conduction cementing material D, and it connects electrically because the electric conduction particle Db of the anisotropy electric conduction cementing material D and Db— intervene between each electrode calcium of each electrode B1a of the wiring substrate B, and the raise in basic wages IC chip C (bump Cb).

[0012]

[Problem(s) to be Solved by the Invention] By the way, the wiring substrate B which constitutes the conventional electronic unit A Since the surface circuit pattern B1 and insulating-layer B-2 of B1 — located in directly under are formed from insulating resin, Further, when above-mentioned insulating-layer B-2 deforms under the pressurization at the pressurization at the time of carrying out temporary adhesion of the anisotropy electric conduction cementing material D and heating, and the time of carrying out actual adhesion of the raise in basic wages IC chip C at the wiring substrate B, and the effect of heating, the surface circuit pattern B1 and electrode B1a will deform into the wiring substrate B.

[0013] Thereby, there was un-arranging [ to which the junction nature of the raise in basic wages IC

chip C to the wiring substrate B, i.e., the mechanical junction nature by the insulating resin Da of the anisotropy electric conduction cementing material D, and the electric junction nature by the electric conduction particle Db of the anisotropy electric conduction cementing material D fall ].

[0014] This invention aims at offer of the possible wiring substrate and possible electronic unit of preventing beforehand the fall of the junction nature of the wiring substrate and electronic parts resulting from deformation of a surface of the insulating layer directly under a circuit pattern in view of the above-mentioned actual condition, and the electronic-parts mounting approach.

[0015] On the other hand, since the solder resist Br has covered the surface circuit pattern B1 and B1 — in the mode which makes only electrode B1a and B1a— expose as shown in drawing 9 and drawing 10, when the wiring substrate B which constitutes the conventional electronic unit A mounts the raise in basic wages IC chip C in the wiring substrate B, it has a possibility that the edge base of the raise in basic wages IC chip C may run aground to a solder resist Br.

[0016] The connection through the electric conduction particle Db of the anisotropy electric conduction cementing material D of each electrode B1a in the wiring substrate B and each electrode calcium in the raise in basic wages IC chip C (bump Cb) became imperfect by this, and there was un-arranging [ to which the junction nature of the raise in basic wages IC chip C to the wiring substrate B falls ].

[0017] This invention aims at offer of the possible wiring substrate and possible electronic unit of preventing beforehand the fall of the junction nature of the wiring substrate and electronic parts resulting from the configuration of a solder resist in view of the above-mentioned actual condition, and the electronic-parts mounting approach.

[0018] It is desirable to, make the tip of electrode B1a extend on the other hand, in order for the flat-surface configuration of electrode B1a in each circuit pattern B1 to present the shape of a rectangle, to raise the electric connection effectiveness of the wiring substrate B and the raise in basic wages IC chip C and to increase a touch area, as the wiring substrate B which constitutes the conventional electronic unit A shows to drawing 10.

[0019] However, since there was a possibility that the electrodes which adjoin in a corner part may interfere and short-circuit, difficultly, enlarging electrode B1a of a circuit pattern B1 had, and it was obliged to the fall of electric connectability.

[0020] moreover, be hard flow among the circuit patterns B1 and B1 with which the insulating resin Da of the fused anisotropy electric conduction cementing material D adjoin the wiring substrate B at the process which carry out actual adhesion of the raise in basic wages IC chip C since the point of electrode B1a in each circuit pattern B1 be square from a tip side, and there be un-arrange [ which there be a possibility may produce a void, have in insulating resin Da, and cause the fall of mechanical connectability ].

[0021] This invention aims at offer of the possible wiring substrate and possible electronic unit of preventing beforehand the fall of the junction nature of the wiring substrate and electronic parts resulting from the configuration of the electrode in a circuit pattern in view of the above-mentioned actual condition, and the electronic-parts mounting approach.

[0022] On the other hand, in case the conventional electronic unit A is manufactured, since Pad Hp is formed from hard metallic materials, such as stainless steel, as mentioned above, as the heat tool H used for the wiring substrate B at the process which carries out temporary adhesion of the anisotropy electric conduction cementing material D is shown in drawing 11 (b), the anisotropy electric conduction cementing material D is not followed at the component side of the wiring substrate B with which the laminating of each circuit pattern B1 (electrode B1a) or the solder resist Br was carried out.

[0023] For this reason, positive temporary adhesion of the anisotropy electric conduction cementing material D to the wiring substrate B was not performed, but this adhesion with the wiring substrate B in a next process and the raise in basic wages IC chip C became imperfect, and there was un-arranging [ to which the junction nature of the raise in basic wages IC chip C to the wiring substrate B falls ].

[0024] This invention aims at offer of the electronic-parts mounting approach which can prevent

beforehand the fall of the junction nature of the wiring substrate and electronic parts resulting from the quality of the material of a heat tool in view of the above-mentioned actual condition.

[0025]

[Means for Solving the Problem] In the wiring substrate in connection with claim 1, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, in the wiring substrate of the build up mold manufactured by carrying out the laminating of this circuit pattern and insulating layer one by one, resin is infiltrated into glass fabrics and the insulating layer in directly under [ of a surface circuit pattern ] is formed in them in order to attain the above-mentioned purpose.

[0026] Moreover, in the electronic unit in connection with claim 2, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, resin is infiltrated into glass fabrics, the insulating layer in directly under [ of a surface circuit pattern ] is formed, and electronic parts are mounted in the wiring substrate of the build up mold manufactured by carrying out the laminating of this circuit pattern and insulating layer one by one through an anisotropy electric conduction cementing material.

[0027] moreover, by the electronic-parts mounting approach in connection with claim 3 Provide the circuit pattern by which the laminating was carried out on both sides of the insulating layer, and the insulating layer in directly under [ of a surface circuit pattern ] In the electronic-parts mounting approach of mounting electronic parts in the wiring substrate of the build up mold manufactured by infiltrating resin into glass fabrics, forming and carrying out the laminating of this circuit pattern and insulating layer one by one through an anisotropy electric conduction cementing material The process which pressurizes and heats the process which lays a film-like anisotropy electric conduction cementing material in the component side of a wiring substrate, and a film-like anisotropy electric conduction cementing material with the pad equipped with the flexibility of a heat tool and thermal resistance, and carries out temporary attachment at the component side of a wiring substrate is included.

[0028] Moreover, in the wiring substrate in connection with claim 4, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, and while infiltrating resin into glass fabrics and forming the insulating layer in directly under [ of a surface circuit pattern ] in them, larger opening than the appearance of the electronic parts mounted in a surface circuit pattern by the wrap solder resist in the front face of the circuit pattern of this surface is formed.

[0029] Moreover, in the electronic unit in connection with claim 5, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, and while infiltrating resin into glass fabrics and forming the insulating layer in directly under [ of a surface circuit pattern ] in them, electronic parts are mounted in the wiring substrate which forms large opening and consists of the appearance of the electronic parts mounted in a surface circuit pattern by the wrap solder resist in the front face of the circuit pattern of this surface through an anisotropy electric conduction cementing material.

[0030] moreover, by the electronic-parts mounting approach in connection with claim 6 While providing the circuit pattern by which the laminating was carried out on both sides of the insulating layer, and the insulating layer in directly under [ of a surface circuit pattern ] infiltrating resin into glass fabrics and forming Larger opening than the appearance of the electronic parts mounted in a surface circuit pattern by the wrap solder resist in the front face of the circuit pattern of this surface to the wiring substrate which forms and changes In the electronic-parts mounting approach of mounting electronic parts through an anisotropy electric conduction cementing material The process which pressurizes and heats the process which lays a film-like anisotropy electric conduction cementing material in the component side of a wiring substrate, and a film-like anisotropy electric conduction cementing material with the pad equipped with the flexibility of a heat tool and thermal resistance, and carries out temporary attachment at the component side of a wiring substrate is included.

[0031] Moreover, in the wiring substrate in connection with claim 7, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, and while infiltrating resin

into glass fabrics and forming the insulating layer in directly under [ of a surface circuit pattern ] in them, the corner of a point is made into the notching \*\*\*\* configuration for the electrode in the circuit pattern of this surface.

[0032] Moreover, in the electronic unit in connection with claim 8, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, and while infiltrating resin into glass fabrics and forming the insulating layer in directly under [ of a surface circuit pattern ] in them, electronic parts are mounted in the wiring substrate which changes the electrode in the circuit pattern of this surface considering the corner of a point as a notching \*\*\*\* configuration through an anisotropy electric conduction cementing material.

[0033] moreover, by the electronic-parts mounting approach in connection with claim 9 While providing the circuit pattern by which the laminating was carried out on both sides of the insulating layer, and the insulating layer in directly under [ of a surface circuit pattern ] infiltrating resin into glass fabrics and forming The electrode in the circuit pattern of this surface to the wiring substrate which changes considering the corner of a point as a notching \*\*\*\* configuration The process which is the electronic-parts mounting approach of mounting electronic parts through an anisotropy electric conduction cementing material, and lays a film-like anisotropy electric conduction cementing material in the component side of a wiring substrate, A film-like anisotropy electric conduction cementing material is pressurized and heated with the pad equipped with the flexibility of a heat tool, and thermal resistance, and the process which carries out temporary attachment is included in the component side of a wiring substrate.

[0034]

[Embodiment of the Invention] Hereafter, this invention is explained to a detail based on the drawing in which one example is shown. Drawing 1 (a) and (b) show the electronic unit 1 in connection with this invention manufactured using the flip chip mounting approach, and it has the wiring substrate 10 and the raise in basic wages IC chip 20 as electronic parts, and using the anisotropy electric conduction cementing material 30, this electronic unit 1 mounts the raise in basic wages IC chip 20 in the wiring substrate 10, and is constituted.

[0035] Moreover, said electronic unit 1 is manufactured through the process which lays the anisotropy electric conduction cementing material 30 in the wiring substrate 10, the process which similarly carries out temporary adhesion of the anisotropy electric conduction cementing material 30, the process which lays the raise in basic wages IC chip 20 in the anisotropy electric conduction cementing material 30, and the process which carries out actual adhesion of the raise in basic wages IC chip 20 at the wiring substrate 10 so that it may explain in full detail behind.

[0036] The wiring substrate 10 which constitutes an electronic unit 1 is the so-called build up type manufactured by carrying out the laminating of two or more circuit patterns and insulating layers which are mentioned later one by one of wiring substrate (build up substrate), and as shown in drawing 1 and drawing 2, the surface circuit pattern 11 and 11 — are formed in the component side (drawing Nakagami side) of the wiring substrate 10.

[0037] The insulating layer 12 is formed in directly under, and this insulating layer 12 is formed in it by [ of the circuit pattern 11 of said surface, and 11 — ] infiltrating resin into glass fabrics. Moreover, a circuit-pattern 13 is formed directly under an insulating layer 12, and the insulating layer 14 is further formed directly under the circuit pattern 13.

[0038] The circuit pattern 11 of the surface in the wiring substrate 10 and 11 — are formed from the electrical conducting material, and electrode 11A and 11A— is formed at the tip by [ of each circuit pattern 11 and 11 — ] performing gold plate. Moreover, electrode 11A in each circuit pattern 11 is presenting the notching \*\*\*\* configuration for the corner of a point, as shown in drawing 3.

[0039] As shown in drawing 1 and drawing 2, it is greatly formed by covering the front face with the solder resist 15 at this solder resist 15 for [ appearance / of the circuit pattern 11 of the surface in the wiring substrate 10, and 11 — / of the raise in basic wages IC chip 20 with which opening 15a of said

circuit pattern 11 and 11 — which makes electrode 11A and 11A— expose is mounted in the wiring substrate 10 ] whether being Haruka.

[0040] In addition, the wiring substrate 10 of a configuration of having mentioned above may not be limited to the wiring substrate of a build up mold, and may be a \*\*\*\* usual wiring substrate manufactured by carrying out thermocompression bonding of the formed substrate unit and the substrate unit which formed the circuit pattern 11 in the insulating layer 12 in piles mutually circuit pattern 13 at an insulating layer 14.

[0041] On the other hand, as the raise in basic wages IC chip 20 as electronic parts is shown in drawing 1 (b), the wiring substrate 10, the electrode 21 which changes from electrical conducting materials, such as aluminum (aluminum), to the component side (drawing insole side) which counters, and 21 — are formed.

[0042] It is arranged corresponding to each electrode 11A in the wiring substrate 10, and 11A—, and these electrodes 21 and 21 — are the electrodes 21 and 21 of the raise in basic wages IC chip 20. — A bump 22 and 22 — are formed in the front face with Au(gold) or a Sn-Pb (tin-lead) alloy.

[0043] Below, the mounting approach of the approach of manufacturing the electronic unit 1 of a configuration of having mentioned above, and the raise in basic wages IC chip 20 to as opposed to [ in other words ] the wiring substrate 10 is explained.

[0044] First, as shown in drawing 5 , the film-like anisotropy electric conduction cementing material (anisotropy electric conduction film) 30 is laid in the component side of the wiring substrate 10. Here, the anisotropy electric conduction cementing material 30 makes the electric conduction particle 32 and 32 — intermingled to insulating resin 31, and is formed in the shape of a film, and as shown in drawing 5 , it fully has wrap magnitude for opening 15a of a solder resist 15.

[0045] Subsequently, as shown in drawing 6 , the film-like anisotropy electric conduction cementing material 30 is pressurized from heating and the upper part with the heat tool 40, and temporary adhesion of the anisotropy electric conduction cementing material 30 is carried out at the wiring substrate 10.

[0046] Here, the heat tool 40 is equipped with the pad 41 having the heater for heating which is not illustrated, and this pad 41 is constituted by ingredients possessing flexibility and thermal resistance, such as for example, silicon system heatproof resin and Teflon system heatproof resin.

[0047] For this reason, when the anisotropy electric conduction cementing material 30 is pressurized with a pad 41, and a pad 41 deforms, the whole anisotropy electric conduction cementing material 30 will stick to the component side of the wiring substrate 10, and temporary adhesion of the anisotropy electric conduction cementing material 30 will be certainly carried out to the wiring substrate 10.

[0048] Subsequently, as shown in drawing 7 , the raise in basic wages IC chip 20 is laid in the anisotropy electric conduction cementing material 30 by which temporary adhesion was carried out. At this time, the raise in basic wages IC chip 20 is laid in the anisotropy electric conduction cementing material 30 in the location mode which makes each electrode 21 (bump 22) of the raise in basic wages IC chip 20 correspond to each electrode 11A of the wiring substrate 10.

[0049] Then, as shown in drawing 8 , while pressurizing the raise in basic wages IC chip 20 using the same heat tool 40 with having carried out temporary adhesion of the anisotropy electric conduction cementing material 30 previously, actual adhesion of the raise in basic wages IC chip 20 is carried out by heating the anisotropy electric conduction cementing material 30 at the wiring substrate 10.

[0050] The wiring substrate 10 and the raise in basic wages IC chip 20 are joined in this way with the insulating resin 31 of the anisotropy electric conduction cementing material 30 hardened after fusing, and it connects electrically because the electric conduction particle 32 of the anisotropy electric conduction cementing material 30 and 32 — intervene between each electrode 11A of the wiring substrate 10, and each electrode 21 (bump 22) of the raise in basic wages IC chip 20.

[0051] As mentioned above, when it mounts the raise in basic wages IC chip 20 in the wiring substrate 10, in case actual adhesion of the raise in basic wages IC chip 20 is carried out, pressurization and

heating will act on the wiring substrate 10 in case temporary adhesion of the anisotropy electric conduction cementing material 30 is carried out at the wiring substrate 10 to the wiring substrate 10. [0052] On the other hand, since the insulating layer 12 located directly under the circuit pattern 11 of the surface in the wiring substrate 10 infiltrates resin into glass fabrics and is formed in them, rigidity is improving compared with the insulating layer formed from conventional insulating resin, and deformation of the insulating layer 12 to heating and pressurization to the wiring substrate 10, as a result deformation of a circuit pattern 11 (electrode 11A) are suppressed as much as possible.

[0053] Thereby, the fall of the junction nature of the raise in basic wages IC chip 20 to the wiring substrate 10, i.e., the mechanical junction nature by the insulating resin 31 of the anisotropy electric conduction cementing material 30, and the electric junction nature by the electric conduction particle 32 of the anisotropy electric conduction cementing material 30 can be prevented beforehand.

[0054] Moreover, by the former, as mentioned above, when it mounts the raise in basic wages IC chip 20 in the wiring substrate 10, since larger opening 15a than the appearance of the raise in basic wages IC chip 20 is formed in the solder resist 15 in the wiring substrate 10 to there having been a possibility that the edge base of a raise in basic wages IC chip might run aground to a solder resist, the raise in basic wages IC chip 20 does not run aground to a solder resist 15.

[0055] For this reason, it becomes possible to connect certainly through the electric conduction particle 32 of the anisotropy electric conduction cementing material 30, and for each electrode 11A of the wiring substrate 10 and each electrode 21 (bump 22) of the raise in basic wages IC chip 20 to have, and to prevent beforehand the fall of the junction nature of the raise in basic wages IC chip 20 to the wiring substrate 10.

[0056] Furthermore, in the condition that the electronic unit 1 was completed, since opening 15a of a solder resist 15 is not what is closed using special insulating resin while the closure of the surface circuit pattern 11 is carried out and it is protected from oxidation or external force, without exposing into atmospheric air, since it is covered with the anisotropy electric conduction cementing material 30 as shown in drawing 1, it does not make the production process of an electronic unit 1 complicated to \*\* and others.

[0057] Moreover, as mentioned above, since the circuit pattern 11 of the surface in the wiring substrate 10 and the electrodes 11A and 11A of 11 — which are presenting the notching \*\*\*\* configuration and adjoin the corner of a point especially in a corner part as electrode 11A and 11A— is shown in drawing 3 are presenting the notching \*\*\*\* configuration for the corner which counters, they have attained enlargement of each electrode 11A, preventing mutual short-circuit.

[0058] Furthermore, since electrode 11A other than the corner part mentioned above and 11A— are presenting the notching \*\*\*\* configuration for both the corners of the right and left in a point, the insulating resin 31 of the anisotropy electric conduction cementing material 30 fused when carrying out actual adhesion of the raise in basic wages IC chip 20 will flow easily from a tip side among the adjoining circuit patterns 11 and 11.

[0059] Thereby, the electric connection effectiveness of the wiring substrate 10 and the raise in basic wages IC chip 20 and mechanical connectability improve, and become possible [ having and preventing beforehand the fall of the junction nature of the raise in basic wages IC chip 20 to the wiring substrate 10 ].

[0060] In addition, if it aims only at enlargement of an electrode, as shown in drawing 4 (a), it will set to electrode 11A of each circuit pattern 11. Possible that only the electrodes 11A and 11A which adjoin especially in a corner part make a corner a notching \*\*\*\* configuration, and make other electrode 11A and 11A— the shape of a rectangle as another mode the electrodes 11A and 11A which adjoin in a corner part in electrode 11A of each circuit pattern 11 as shown in drawing 4 (b) — the shape of a rectangle — carrying out — other electrode 11A and 11A— notching of a corner — him — it is good also as a \*\*\*\* configuration.

[0061] Moreover, since the pad of a heat tool was metal in the former when it mounted the raise in

basic wages IC chip 20 in the wiring substrate 10 as mentioned above With having constituted the pad 41 of the heat tool 40 from an ingredient equipped with flexibility and thermal resistance to an anisotropy electric conduction cementing material having not followed the component side of a wiring substrate, and were not able to carry out temporary adhesion of the anisotropy electric conduction cementing material certainly to the wiring substrate It enabled it to stick the whole anisotropy electric conduction cementing material 30 to the wiring substrate 10, and to carry out temporary adhesion certainly.

[0062] For this reason, it becomes possible to be also able to carry out certainly this adhesion with the wiring substrate 10 and the raise in basic wages IC chip 20 in a next process, to have it, and to prevent beforehand the fall of the junction nature of the raise in basic wages IC chip 20 to the wiring substrate 10.

[0063] Moreover, by having used the heat tool 40 mentioned above, also when making the wiring substrate 10 carry out actual adhesion of the raise in basic wages IC chip 20 Even when the raise in basic wages IC chip 20 is inclined and laid in the wiring substrate 10 to the anisotropy electric conduction cementing material 30 by which temporary adhesion was carried out It becomes possible to press the raise in basic wages IC chip 20 to homogeneity, to have it, and to connect certainly the raise in basic wages IC chip 20 of it to the wiring substrate 10, the flexibility of the pad 41 in the heat tool 40 absorbing the above-mentioned inclination.

[0064] In addition, in the example mentioned above, although the raise in basic wages IC chip is illustrated as electronic parts mounted in a wiring substrate, if it is the electronic parts by which flip chip mounting is carried out to a wiring substrate, it cannot be overemphasized in the wiring substrate or electronic unit carrying various electronic parts other than a raise in basic wages IC chip that this invention can be applied effectively.

[0065]

[Effect of the Invention] As mentioned above, as explained in full detail, in the wiring substrate in connection with claim 1, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, in the wiring substrate of the build up mold manufactured by carrying out the laminating of this circuit pattern and insulating layer one by one, resin is infiltrated into glass fabrics and the insulating layer in directly under [ of a surface circuit pattern ] is formed in them. Since the rigidity of the insulating layer in directly under [ of a surface circuit pattern ] improves according to the above-mentioned configuration, deformation of said insulating layer to heating and pressurization to a wiring substrate, as a result deformation of said circuit pattern are suppressed as much as possible, and according to the wiring substrate of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by having.

[0066] In the electronic unit in connection with claim 2, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, resin is infiltrated into glass fabrics, the insulating layer in directly under [ of a surface circuit pattern ] is formed, and electronic parts are mounted in the wiring substrate of the build up mold manufactured by carrying out the laminating of this circuit pattern and insulating layer one by one through an anisotropy electric conduction cementing material. Since the rigidity of the insulating layer in directly under [ of a surface circuit pattern ] improves according to the above-mentioned configuration, deformation of said insulating layer to heating and pressurization to a wiring substrate, as a result deformation of said circuit pattern are suppressed as much as possible, it has, and according to the electronic unit of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be prevented beforehand.

[0067] By the electronic-parts mounting approach in connection with claim 3, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided. Infiltrate resin into glass fabrics and the insulating layer in directly under [ of a surface circuit pattern ] is formed in them. In the electronic-parts mounting approach of mounting electronic parts in the wiring substrate of the build up mold manufactured by carrying out the laminating of this circuit pattern and insulating layer one

by one through an anisotropy electric conduction cementing material. The process which pressurizes and heats the process which lays a film-like anisotropy electric conduction cementing material in the component side of a wiring substrate, and a film-like anisotropy electric conduction cementing material with the pad equipped with the flexibility of a heat tool and thermal resistance, and carries out temporary attachment at the component side of a wiring substrate is included. Since the rigidity of the insulating layer in directly under [ of a surface circuit pattern ] improves according to the above-mentioned configuration, deformation of said insulating layer to heating and pressurization to a wiring substrate, as a result deformation of said circuit pattern are suppressed as much as possible, and according to the electronic-parts mounting approach of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by having. Furthermore, according to the electronic-parts mounting approach of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented with the above-mentioned configuration by making a film-like anisotropy electric conduction cementing material follow the component side of a wiring substrate, being able to carry out the temporary adhesion of it certainly, and having it according to the flexibility of the pad in a heat tool.

[0068] In the wiring substrate in connection with claim 4, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, and while infiltrating resin into glass fabrics and forming the insulating layer in directly under [ of a surface circuit pattern ] in them, larger opening than the appearance of the electronic parts mounted in a surface circuit pattern by the wrap solder resist in the front face of the circuit pattern of this surface is formed. Since the rigidity of the insulating layer in directly under [ of a surface circuit pattern ] improves according to the above-mentioned configuration, deformation of said insulating layer to heating and pressurization to a wiring substrate, as a result deformation of said circuit pattern are suppressed as much as possible, and according to the wiring substrate of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by having. Furthermore, according to the above-mentioned configuration, since opening of a solder resist is larger than the appearance of electronic parts, according to the wiring substrate of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by electronic parts' not running aground to a solder resist, and having.

[0069] In the electronic unit in connection with claim 5, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, and while infiltrating resin into glass fabrics and forming the insulating layer in directly under [ of a surface circuit pattern ] in them, electronic parts are mounted in the wiring substrate which forms large opening and consists of the appearance of the electronic parts mounted in a surface circuit pattern by the wrap solder resist in the front face of the circuit pattern of this surface through an anisotropy electric conduction cementing material. Since the rigidity of the insulating layer in directly under [ of a surface circuit pattern ] improves according to the above-mentioned configuration, deformation of said insulating layer to heating and pressurization to a wiring substrate, as a result deformation of said circuit pattern are suppressed as much as possible, it has, and according to the electronic unit of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be prevented beforehand. Furthermore, according to the above-mentioned configuration, since opening of a solder resist is larger than the appearance of electronic parts, according to the electronic unit of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by electronic parts' not running aground to a solder resist, and having.

[0070] While providing the circuit pattern by which the laminating was carried out on both sides of the insulating layer by the electronic-parts mounting approach in connection with claim 6, and the insulating layer in directly under [ of a surface circuit pattern ] infiltrating resin into glass fabrics and forming Larger opening than the appearance of the electronic parts mounted in a surface circuit pattern by the wrap solder resist in the front face of the circuit pattern of this surface to the wiring substrate which

forms and changes in the electronic-parts mounting approach of mounting electronic parts through an anisotropy electric conduction cementing material. The process which pressurizes and heats the process which lays a film-like anisotropy electric conduction cementing material in the component side of a wiring substrate, and a film-like anisotropy electric conduction cementing material with the pad equipped with the flexibility of a heat tool and thermal resistance, and carries out temporary attachment at the component side of a wiring substrate is included. Since the rigidity of the insulating layer in directly under [ of a surface circuit pattern ] improves according to the above-mentioned configuration, deformation of said insulating layer to heating and pressurization to a wiring substrate, as a result deformation of said circuit pattern are suppressed as much as possible, and according to the electronic-parts mounting approach of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by having. Furthermore, according to the above-mentioned configuration, since opening of a solder resist is larger than the appearance of electronic parts, according to the electronic-parts mounting approach of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by electronic parts' not running aground to a solder resist, and having. Furthermore, according to the electronic-parts mounting approach of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented with the above-mentioned configuration by making a film-like anisotropy electric conduction cementing material follow the component side of a wiring substrate, being able to carry out the temporary adhesion of it certainly, and having it according to the flexibility of the pad in a heat tool.

[0071] In the wiring substrate in connection with claim 7, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, and while infiltrating resin into glass fabrics and forming the insulating layer in directly under [ of a surface circuit pattern ] in them, the corner of a point is made into the notching \*\*\*\* configuration for the electrode in the circuit pattern of this surface. Since the rigidity of the insulating layer in directly under [ of a surface circuit pattern ] improves according to the above-mentioned configuration, deformation of said insulating layer to heating and pressurization to a wiring substrate, as a result deformation of said circuit pattern are suppressed as much as possible, and according to the wiring substrate of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by having. According to the wiring substrate of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by the anisotropy electric conduction cementing material which could enlarge the electrode according to the above-mentioned configuration, preventing short-circuit of the electrodes which adjoin an electrode in a corner part by having considered as the notching \*\*\*\* configuration in the corner of a point, and was fused becoming what is easy to flow between circuit patterns, and furthermore, having.

[0072] In the electronic unit in connection with claim 8, the circuit pattern by which the laminating was carried out on both sides of the insulating layer is provided, and while infiltrating resin into glass fabrics and forming the insulating layer in directly under [ of a surface circuit pattern ] in them, electronic parts are mounted in the wiring substrate which changes the electrode in the circuit pattern of this surface considering the corner of a point as a notching \*\*\*\* configuration through an anisotropy electric conduction cementing material. Since the rigidity of the insulating layer in directly under [ of a surface circuit pattern ] improves according to the above-mentioned configuration, deformation of said insulating layer to heating and pressurization to a wiring substrate, as a result deformation of said circuit pattern are suppressed as much as possible, it has, and according to the electronic unit of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be prevented beforehand. According to the electronic unit of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by the anisotropy electric conduction cementing material which could enlarge the electrode according to the above-mentioned configuration, preventing short-circuit of the electrodes which adjoin an electrode in a corner part by having considered as the notching \*\*\*

configuration in the corner of a point, and was fused becoming what is easy to flow between circuit patterns, and furthermore, having.

[0073] While providing the circuit pattern by which the laminating was carried out on both sides of the insulating layer by the electronic-parts mounting approach in connection with claim 9, and the insulating layer in directly under [ of a surface circuit pattern ] infiltrating resin into glass fabrics and forming The electrode in the circuit pattern of this surface to the wiring substrate which changes considering the corner of a point as a notching \*\*\*\* configuration The process which is the electronic-parts mounting approach of mounting electronic parts through an anisotropy electric conduction cementing material, and lays a film-like anisotropy electric conduction cementing material in the component side of a wiring substrate, A film-like anisotropy electric conduction cementing material is pressurized and heated with the pad equipped with the flexibility of a heat tool, and thermal resistance, and the process which carries out temporary attachment is included in the component side of a wiring substrate. Since the rigidity of the insulating layer in directly under [ of a surface circuit pattern ] improves according to the above-mentioned configuration, deformation of said insulating layer to heating and pressurization to a wiring substrate, as a result deformation of said circuit pattern are suppressed as much as possible; and according to the electronic-parts mounting approach of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by having. According to the electronic-parts mounting approach of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented by the anisotropy electric conduction cementing material which could enlarge the electrode according to the above-mentioned configuration, preventing short-circuit of the electrodes which adjoin an electrode in a corner part by having considered as the notching \*\*\*\* configuration in the corner of a point, and was fused becoming what is easy to flow between circuit patterns, and furthermore, having. Furthermore, according to the electronic-parts mounting approach of this invention, the fall of the junction nature of a wiring substrate and electronic parts can be beforehand prevented with the above-mentioned configuration by making a film-like anisotropy electric conduction cementing material follow the component side of a wiring substrate, being able to carry out the temporary adhesion of it certainly, and having it according to the flexibility of the pad in a heat tool.

---

[Translation done.]

\* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
  - 2.\*\*\*\* shows the word which can not be translated.
  - 3.In the drawings, any words are not translated.
- 

DESCRIPTION OF DRAWINGS

---

[Brief Description of the Drawings]

[Drawing 1] (a) It is the important section top view and important section cross-section side elevation in which reaching and showing the electronic unit in connection with this invention in (b).

[Drawing 2] (a) It is the important section top view and important section cross-section side elevation in which reaching and showing the wiring substrate in connection with this invention in (b).

[Drawing 3] The important section top view showing the configuration of the electrode in the wiring

substrate in connection with this invention.

[Drawing 4] (a) It is the important section top view in which reaching and showing other examples of the configuration of the electrode in the wiring substrate in connection with this invention in (b).

[Drawing 5] The cross-section side elevation showing notionally the production process of the electronic unit in connection with this invention.

[Drawing 6] The cross-section side elevation showing notionally the production process of the electronic unit in connection with this invention.

[Drawing 7] The cross-section side elevation showing notionally the production process of the electronic unit in connection with this invention.

[Drawing 8] The cross-section side elevation showing notionally the production process of the electronic unit in connection with this invention.

[Drawing 9] The important section cross-section side elevation showing the conventional electronic unit.

[Drawing 10] The important section top view showing the conventional wiring substrate.

[Drawing 11] (a) It is the conceptual diagram in which is attained to and (b) shows the production process of the conventional electronic unit.

[Description of Notations]

1 — Electronic unit

10 — Wiring substrate,

11 — Surface circuit pattern,

11A — Electrode,

12 — Insulating layer,

15 — Solder resist,

15a — Opening,

20 — Raise in basic wages IC chip (electronic parts),

30 — Anisotropy electric conduction cementing material,

40 — Heat tool,

41 — Pad.

---

[Translation done.]

(19)日本国特許庁 (JP)

## (12) 公開特許公報 (A)

(11)特許出願公開番号

特開2000-22329

(P2000-22329A)

(43)公開日 平成12年1月21日(2000.1.21)

(51)Int.Cl.

H 05 K 3/46

識別記号

H 01 L 21/60

3 1 1

H 05 K 3/30

3/32

F I

H 05 K 3/46

テキスト(参考)

B 4 M 1 0 5

Q 5 E 3 1 3

H 01 L 21/60

3 1 1 Q 5 E 3 1 9

H 05 K 3/30

5 E 3 4 6

3/32 B

審査請求:未請求 請求項の数9 O L (全11頁)

(21)出願番号 特願平10-182483  
(22)出願日 平成10年6月29日(1998.6.29)

(71)出願人 000003078

株式会社東芝

神奈川県川崎市幸区堀川町72番地

(72)発明者 滝澤 稔  
東京都日野市旭が丘3丁目1番地の1 株式会社東芝日野工場内

(74)代理人 100071054  
弁理士 木村 高久


最終頁に続く

### (54)【発明の名称】配線基板および電子ユニットおよび電子部品実装方法

#### (57)【要約】

【課題】 本発明の課題は、配線基板と電子部品との接合性の低下を未然に防止することの可能な、配線基板および電子ユニットおよび電子部品実装方法を提供することにある。

【解決手段】 本発明の配線基板10は、表層の配線パターン11の直下における絶縁層12を、ガラスクロスに樹脂を含浸させて形成している。また、本発明の電子ユニット1は、表層の配線パターン11の直下における絶縁層12を、ガラスクロスに樹脂を含浸させて形成した配線基板10に、異方性導電接合材料30を介してベアI Cチップ20を実装している。また、本発明の電子部品実装方法は、配線基板10の実装面にフィルム状の異方性導電接合材料30を載置する工程と、フィルム状の異方性導電接合材料30をヒートツール40の柔軟性および耐熱性を備えたパッド41により加圧および加熱して配線基板10の実装面に仮付けする工程とを含んでいる。



(2)

2

## 【特許請求の範囲】

【請求項1】 絶縁層を挟んで積層された配線パターンを具備し、前記配線パターンと前記絶縁層とを順次積層して製造されるビルドアップ型の配線基板であって、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成したことを特徴とする配線基板。

【請求項2】 絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成し、前記配線パターンと前記絶縁層とを順次積層して製造されるビルドアップ型の配線基板に、異方性導電接合材料を介して電子部品を実装して成ることを特徴とする電子ユニット。

【請求項3】 絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成し、前記配線パターンと前記絶縁層とを順次積層して製造されるビルドアップ型の配線基板に、異方性導電接合材料を介して電子部品を実装する電子部品実装方法であって、前記配線基板の実装面にフィルム状の異方性導電接合材料を載置する工程と、

前記フィルム状の異方性導電接合材料を、ヒートツールの柔軟性および耐熱性を備えたパッドにより加圧および加熱して、前記配線基板の実装面に仮付けする工程と、を含んで成ることを特徴とする電子部品実装方法。

【請求項4】 絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、前記表層の配線パターンの表面を覆うソルダーレジストに、前記表層の配線パターンに実装される電子部品の外形よりも大きい開口を形成したことを特徴とする配線基板。

【請求項5】 絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、前記表層の配線パターンの表面を覆うソルダーレジストに、前記表層の配線パターンに実装される電子部品の外形よりも大きい開口を形成して成る配線基板に、異方性導電接合材料を介して電子部品を実装して成ることを特徴とする電子ユニット。

【請求項6】 絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、前記表層の配線パターンの表面を覆うソルダーレジストに、前記表層の配線パターンに実装される電子部品の外形よりも大きい開口を形成して成る配線基板に、異方性導電接合材料を介して電子部品を実装する電子部品実装方法であって、前記配線基板の実装面にフィルム状の異方性導電接合材

料を載置する工程と、

前記フィルム状の異方性導電接合材料を、ヒートツールの柔軟性および耐熱性を備えたパッドにより加圧および加熱して、前記配線基板の実装面に仮付けする工程と、を含んで成ることを特徴とする電子部品実装方法。

【請求項7】 絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、前記表層の配線パターンにおける電極を、先端部のコーナーを欠いた形状とすることを特徴とする配線基板。

【請求項8】 絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、前記表層の配線パターンにおける電極を、先端部のコーナーを欠いた形状として成る配線基板に、異方性導電接合材料を介して電子部品を実装して成ることを特徴とする電子ユニット。

【請求項9】 絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、前記表層の配線パターンにおける電極を、先端部のコーナーを欠いた形状として成る配線基板に、異方性導電接合材料を介して電子部品を実装する電子部品実装方法であって、

前記配線基板の実装面にフィルム状の異方性導電接合材料を載置する工程と、

前記フィルム状の異方性導電接合材料を、ヒートツールの柔軟性および耐熱性を備えたパッドにより加圧および加熱して、前記配線基板の実装面に仮付けする工程と、を含んで成ることを特徴とする電子部品実装方法。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】本発明は、絶縁層を挟んで積層された配線パターンを具備する配線基板と、この配線基板に電子部品を実装して成る電子ユニットと、この電子ユニットを製造する際の電子部品実装方法に関するものである。

## 【0002】

【従来の技術】電子部品である半導体装置を、配線基板(プリント配線板)に実装する方法の1つとして、異方性導電接合材料を用いたフリップチップ実装方法(フリップチップボンディング法)がある。

【0003】図9は、フリップチップ実装方法を用いて製造された電子ユニットAであり、配線基板Bに電子部品であるペア I・CチップCが異方性導電接合材料Dを介して実装されている。

【0004】図10に示す如く、配線基板Bは配線パターンと絶縁層とが交互に積層されており、実装面(図中上面)には導電材料から成る配線パターンB1, B2 …

(3)

3

が形成され、各々の配線パターンB<sub>1</sub>の先端には、金メッキにより各々電極B<sub>1a</sub>が形成されている。

【0005】表層の配線パターンB<sub>1</sub>の直下には、絶縁性樹脂から形成された絶縁層B<sub>2</sub>が形成され、この絶縁層B<sub>2</sub>の直下には配線パターンB<sub>3</sub>が形成され、さらに配線パターンB<sub>3</sub>の直下には絶縁層B<sub>4</sub>が形成されている。

【0006】また、図10に示す如く、表層の配線パターンB<sub>1</sub>、B<sub>1</sub>…は、各電極B<sub>1a</sub>の部分を除いて、表面をソルダーレジストB<sub>r</sub>により覆われている。

【0007】一方、図9に示す如く、電子部品であるペアICチップCは、その実装面(図中底面)に、配線基板Bの電極B<sub>1a</sub>、B<sub>1a</sub>…と対応する電極C<sub>a</sub>、C<sub>a</sub>…が設けられ、各電極C<sub>a</sub>、C<sub>a</sub>…の表面には各々バンプC<sub>b</sub>が形成されている。

【0008】上述した電子ユニットAを製造するには、先ず、図11(a)に示す如く、配線基板Bの実装面に、フィルム状の異方性導電接合材料(異方性導電フィルム)Dを載置する。なお、異方性導電接合材料Dは、周知の如く絶縁性樹脂D<sub>a</sub>に導電粒子D<sub>b</sub>、D<sub>b</sub>…を混在させることにより形成されている。

【0009】次いで、図11(b)に示す如く、異方性導電接合材料Dを、ヒートツールHによって加熱かつ上方から加圧して、配線基板Bに異方性導電接合材料Dを仮接着する。なお、ヒートツールHのパッドH<sub>p</sub>は、ステンレス等の金属材料から形成されており、内部には図示していない加熱用ヒータが設けられている。

【0010】次いで、配線基板Bに仮接着された異方性導電接合材料Dに、図示していないペアICチップCを載置したのち、ヒートツールHによって、ペアICチップCを加圧し、かつ異方性導電接合材料Dを加熱することで、ペアICチップCを配線基板Bに本接着する。

【0011】かくすることで、配線基板BとペアICチップCとが、異方性導電接合材料Dの絶縁性樹脂D<sub>a</sub>により接合され、配線基板Bの各電極B<sub>1a</sub>とペアICチップCの各電極C<sub>a</sub>(バンプC<sub>b</sub>)との間に、異方性導電接合材料Dの導電粒子D<sub>b</sub>、D<sub>b</sub>…が介在することで電気的に接続される。

#### 【0012】

【発明が解決しようとする課題】ところで、従来の電子ユニットAを構成する配線基板Bは、表層の配線パターンB<sub>1</sub>、B<sub>1</sub>…の直下に位置する絶縁層B<sub>2</sub>が、絶縁性樹脂から形成されているため、配線基板Bに異方性導電接合材料Dを仮接着する際の加圧および加熱、さらには配線基板BにペアICチップCを本接着する際の加圧および加熱の影響で、上記絶縁層B<sub>2</sub>が変形することにより、表層の配線パターンB<sub>1</sub>および電極B<sub>1a</sub>が変形してしまう。

【0013】これにより、配線基板Bに対するペアICチップCの接合性、すなわち異方性導電接合材料Dの接合性が低下する。

(3)

4

縁性樹脂D<sub>a</sub>による機械的な接合性、および異方性導電接合材料Dの導電粒子D<sub>b</sub>による電気的な接合性が低下する不都合があった。

【0014】本発明は、上記実状に鑑みて、表層の配線パターン直下の絶縁層の変形に起因する、配線基板と電子部品との接合性の低下を未然に防止することの可能な、配線基板および電子ユニットおよび電子部品実装方法の提供を目的とする。

【0015】一方、従来の電子ユニットAを構成する配線基板Bは、図9および図10に示す如く、ソルダーレジストB<sub>r</sub>が電極B<sub>1a</sub>、B<sub>1a</sub>…のみを露呈させる様で表層の配線パターンB<sub>1</sub>、B<sub>1</sub>…を覆っているため、配線基板BにペアICチップCを実装した際、ペアICチップCの縁部底面がソルダーレジストB<sub>r</sub>に乗り上げてしまう虞れがある。

【0016】これにより、配線基板Bにおける各電極B<sub>1a</sub>と、ペアICチップCにおける各電極C<sub>a</sub>(バンプC<sub>b</sub>)との、異方性導電接合材料Dの導電粒子D<sub>b</sub>を介しての接続が不完全なものとなり、配線基板Bに対するペアICチップCの接合性が低下する不都合があった。

【0017】本発明は、上記実状に鑑みて、ソルダーレジストの形状に起因する、配線基板と電子部品との接合性の低下を未然に防止することの可能な、配線基板および電子ユニットおよび電子部品実装方法の提供を目的とする。

【0018】一方、従来の電子ユニットAを構成する配線基板Bでは、図10に示す如く、各配線パターンB<sub>1</sub>における電極B<sub>1a</sub>の平面形状が矩形状を呈しており、配線基板BとペアICチップCとの電気的な接続効率を向上させるには、接触面積を増大させるべく電極B<sub>1a</sub>の先端を延長させることが望ましい。

【0019】しかしながら、コーナー部分において隣接する電極同士が干渉してショートする虞れがあるため、配線パターンB<sub>1</sub>の電極B<sub>1a</sub>を大型化することが難しく、もって電気的な接続性の低下を余儀なくされていた。

【0020】また、各配線パターンB<sub>1</sub>における電極B<sub>1a</sub>の先端部が角張っているため、配線基板BにペアICチップCを本接着する工程で、溶融した異方性導電接合材料Dの絶縁性樹脂D<sub>a</sub>が、隣接する配線パターンB<sub>1</sub>、B<sub>1</sub>の間に先端側から流入し難く、絶縁性樹脂D<sub>a</sub>中にボイドを生じる虞れがあり、もって機械的な接続性の低下を招いてしまう不都合があった。

【0021】本発明は、上記実状に鑑みて、配線パターンにおける電極の形状に起因する、配線基板と電子部品との接合性の低下を未然に防止することの可能な、配線基板および電子ユニットおよび電子部品実装方法の提供を目的とする。

【0022】一方、従来の電子ユニットAを製造する際、配線基板Bに異方性導電接合材料Dを仮接着する工

(4)

5

程で使用されるヒートツールHは、上述した如くパッドH<sub>p</sub>がステンレス等の硬い金属材料から形成されているため、図11(b)に示す如く、異方性導電接合材料D<sub>1</sub>は、各配線パターンB<sub>1</sub>(電極B<sub>1</sub>a)やソルダーレジストB<sub>r</sub>の積層された配線基板Bの実装面に追従しない。

【0023】このため、配線基板Bに対する異方性導電接合材料D<sub>1</sub>の確実な仮接着が行われず、後の工程における配線基板BとペアICチップCとの本接着が不完全なものとなり、配線基板Bに対するペアICチップCの接合性が低下してしまう不都合があった。

【0024】本発明は、上記実状に鑑みて、ヒートツールの材質に起因する、配線基板と電子部品との接合性の低下を未然に防止することの可能な、電子部品実装方法の提供を目的とする。

【0025】

【課題を解決するための手段】上記目的を達成するべく、請求項1に関わる配線基板では、絶縁層を挟んで積層された配線パターンを具備し、この配線パターンと絶縁層とを順次積層して製造されるビルドアップ型の配線基板において、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成している。

【0026】また、請求項2に関わる電子ユニットでは、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成し、この配線パターンと絶縁層とを順次積層して製造されるビルドアップ型の配線基板に、異方性導電接合材料を介して電子部品を実装している。

【0027】また、請求項3に関わる電子部品実装方法では、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成し、この配線パターンと絶縁層とを順次積層して製造されるビルドアップ型の配線基板に、異方性導電接合材料を介して電子部品を実装する電子部品実装方法において、配線基板の実装面にフィルム状の異方性導電接合材料を載置する工程と、フィルム状の異方性導電接合材料をヒートツールの柔軟性および耐熱性を備えたパッドにより加圧および加熱して配線基板の実装面に仮付けする工程とを含んでいる。

【0028】また、請求項4に関わる配線基板では、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の配線パターンの表面を覆うソルダーレジストに、表層の配線パターンに実装される電子部品の外形よりも大きい開口を形成している。

【0029】また、請求項5に関わる電子ユニットでは、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の

(4)

6

配線パターンの表面を覆うソルダーレジストに、表層の配線パターンに実装される電子部品の外形よりも大きい開口を形成して成る配線基板に、異方性導電接合材料を介して電子部品を実装している。

【0030】また、請求項6に関わる電子部品実装方法では、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の配線パターンの表面を覆うソルダーレジストに、表層の配線パターンに実装される電子部品の外形よりも大きい開口を形成して成る配線基板に、異方性導電接合材料を介して電子部品を実装する電子部品実装方法において、配線基板の実装面にフィルム状の異方性導電接合材料を載置する工程と、フィルム状の異方性導電接合材料をヒートツールの柔軟性および耐熱性を備えたパッドにより加圧および加熱して配線基板の実装面に仮付けする工程とを含んでいる。

【0031】また、請求項7に関わる配線基板では、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の配線パターンにおける電極を、先端部のコーナーを欠いた形状としている。

【0032】また、請求項8に関わる電子ユニットでは、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の配線パターンにおける電極を、先端部のコーナーを欠いた形状として成る配線基板に、異方性導電接合材料を介して電子部品を実装している。

【0033】また、請求項9に関わる電子部品実装方法では、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の配線パターンにおける電極を、先端部のコーナーを欠いた形状として成る配線基板に、異方性導電接合材料を介して電子部品を実装する電子部品実装方法であって、配線基板の実装面にフィルム状の異方性導電接合材料を載置する工程と、フィルム状の異方性導電接合材料

をヒートツールの柔軟性および耐熱性を備えたパッドにより加圧および加熱して配線基板の実装面に仮付けする工程とを含んでいる。

【0034】

【発明の実施の形態】以下、一実施例を示す図面に基づいて、本発明を詳細に説明する。図1(a), (b)は、フリップチップ実装方法を用いて製造された、本発明に関わる電子ユニット1を示しており、この電子ユニット1は配線基板10と、電子部品としてのペアICチップ20とを備え、異方性導電接合材料30を用いて配線基板10にペアICチップ20を実装して構成されている。

【0035】また、前記電子ユニット1は、後に詳述する如く、配線基板10に異方性導電接合材料30を載置する工程と、同じく異方性導電接合材料30を仮接着する工程と、異方性導電接合材料30にペアICチップ20を載置する工程と、配線基板10にペアICチップ20を本接着する工程とを経て製造される。

【0036】電子ユニット1を構成する配線基板10は、後述する複数の配線パターンおよび絶縁層を順次積層して製造される、いわゆるビルドアップ型の配線基板(ビルドアップ基板)であり、図1および図2に示す如く、配線基板10の実装面(図中上面)には、表層の配線パターン11, 11…が形成されている。

【0037】前記表層の配線パターン11, 11…の直下には、絶縁層12が形成されており、この絶縁層12は、ガラスクロスに樹脂を含浸させることにより形成されている。また、絶縁層12の直下には配線パターン13が形成され、さらに配線パターン13の直下には絶縁層14が形成されている。

【0038】配線基板10における表層の配線パターン11, 11…は、導電材料から形成されており、各々の配線パターン11, 11…の先端には、金メッキが施されることによって電極11A, 11A…が形成されている。また、各々の配線パターン11における電極11Aは、図3に示す如く、先端部のコーナーを切欠いた形状を呈している。

【0039】図1および図2に示す如く、配線基板10における表層の配線パターン11, 11…の表面は、ソルダーレジスト15によって覆われており、このソルダーレジスト15には、前記配線パターン11, 11…の電極11A, 11A…を露呈させる開口15aが、配線基板10に実装されるペアICチップ20の外形よりも遙かに大きく形成されている。

【0040】なお、上述した構成の配線基板10は、ビルドアップ型の配線基板に限定されるものではなく、絶縁層14に配線パターン13形成した基板ユニットと、絶縁層12に配線パターン11を形成した基板ユニットとを、互いに重ねて熱圧着することで製造される極く通常の配線基板であっても良い。

【0041】一方、電子部品としてのペアICチップ20は、図1(b)に示す如く、配線基板10と対向する実装面(図中底面)に、A1(アルミニウム)等の導電材料から成る電極21, 21…が形成されている。

【0042】これら電極21, 21…は、配線基板10における各電極11A, 11A…と対応して配置されており、ペアICチップ20の電極21, 21…の表面には、Au(金)あるいはSn-Pb(錫一鉛)合金等によってバンプ22, 22…が形成されている。

【0043】以下では、上述した構成の電子ユニット1を製造する方法、言い換えれば配線基板10に対するペアICチップ20の実装方法を説明する。

【0044】先ず、図5に示す如く、配線基板10の実装面に、フィルム状の異方性導電接合材料(異方性導電フィルム)30を載置する。ここで、異方性導電接合材料30は、絶縁性樹脂31に導電粒子32, 32…を混在させ、フィルム状に形成したものであり、図5に示す如く、ソルダーレジスト15の開口15aを十分に覆う大きさを有している。

【0045】次いで、図6に示す如く、フィルム状の異方性導電接合材料30を、ヒートツール40によって加熱かつ上方から加圧して、配線基板10に異方性導電接合材料30を仮接着する。

【0046】ここで、ヒートツール40は、図示していない加熱用ヒータを内蔵したパッド41を備えており、このパッド41は、例えばシリコン系耐熱樹脂やテフロン系耐熱樹脂等、柔軟性と耐熱性とを具備した材料によって構成されている。

【0047】このため、パッド41によって異方性導電接合材料30を加圧した際、パッド41が変形することにより、異方性導電接合材料30の全体が配線基板10の実装面に密着し、配線基板10に対して異方性導電接合材料30が確実に仮接着されることとなる。

【0048】次いで、図7に示す如く、仮接着された異方性導電接合材料30に、ペアICチップ20を載置する。このとき、ペアICチップ20の各電極21(バンプ22)を、配線基板10の各電極11Aに対応させる位置態様で、異方性導電接合材料30にペアICチップ20を載置する。

【0049】この後、図8に示す如く、先に異方性導電接合材料30を仮接着した同一のヒートツール40を用いて、ペアICチップ20を加圧するとともに、異方性導電接合材料30を加熱することにより、ペアICチップ20を配線基板10に本接着する。

【0050】かくして、配線基板10とペアICチップ20とが、溶融したのち硬化した異方性導電接合材料30の絶縁性樹脂31によって接合され、配線基板10の各電極11AとペアICチップ20の各電極21(バンプ22)との間に、異方性導電接合材料30の導電粒子32, 32…が介在することで電気的に接続される。

【0051】上述した如く、配線基板10にペアICチップ20を実装する場合、配線基板10に異方性導電接合材料30を仮接着する際、および配線基板10にペアICチップ20を本接着する際には、配線基板10に対して加圧および加熱が作用することとなる。

【0052】これに対して、配線基板10における表層の配線パターン11の直下に位置する絶縁層12は、ガラスクロスに樹脂を含浸させて形成されているため、従来の絶縁性樹脂から形成された絶縁層に比べて剛性が向上しており、配線基板10への加熱および加圧に対する絶縁層12の変形、延いては配線パターン11(電極11A)の変形が可及的に抑えられる。

(6)

9

【0053】これにより、配線基板10に対するペアICチップ20の接合性、すなわち異方性導電接合材料30の絶縁性樹脂31による機械的な接合性、および異方性導電接合材料30の導電粒子32による電気的な接合性の低下を未然に防止することができる。

【0054】また、上述した如く、配線基板10にペアICチップ20を実装する場合、従来ではペアICチップの縁部底面がソルダーレジストに乗り上げてしまう虞れがあったのに対し、配線基板10におけるソルダーレジスト15には、ペアICチップ20の外形よりも大きい開口15aが形成されているため、ペアICチップ20がソルダーレジスト15に乗り上げてしまうことはない。

【0055】このため、配線基板10の各電極11Aと、ペアICチップ20の各電極21(バンプ22)とが、異方性導電接合材料30の導電粒子32を介して確実に接続され、もって配線基板10に対するペアICチップ20の接合性の低下を未然に防止することが可能となる。

【0056】さらに、ソルダーレジスト15の開口15aは、電子ユニット1が完成した状態において、図1に示す如く異方性導電接合材料30によって覆われるため、表層の配線パターン11が大気中に露出することなく封止され、酸化や外力から保護されるとともに、別途の絶縁性樹脂を用いて封止するものでないため、電子ユニット1の製造工程を徒らに繁雑化することもない。

【0057】また、上述した如く、配線基板10における表層の配線パターン11、11…の電極11A、11A…は、図3に示す如く、先端部のコーナーを切欠いた形状を呈しており、特にコーナー部分において隣接する電極11A、11A…は、対向するコーナーを切欠いた形状を呈しているので、互いのショートを防止しつつ各電極11Aの大型化を達成している。

【0058】さらに、上述したコーナー部分以外の電極11A、11A…は、先端部における左右の両コーナーを切欠いた形状を呈しているので、ペアICチップ20を本接着する際に溶融した異方性導電接合材料30の絶縁性樹脂31が、隣接する配線パターン11、11の間に先端側から容易に流入することとなる。

【0059】これにより、配線基板10とペアICチップ20との電気的な接続効率、および機械的な接続性が向上し、もって配線基板10に対するペアICチップ20の接合性の低下を未然に防止することが可能となる。

【0060】なお、電極の大型化のみを目的とするならば、図4(a)に示す如く、各配線パターン11の電極11Aにおいて、特にコーナー部分において隣接する電極11A、11Aのみコーナーを切欠いた形状とし、他の電極11A、11A…を矩形状とすることも可能であり、また別の態様として、図4(b)に示す如く、各配線パターン11の電極11Aにおいて、コーナー部分で

(6)

10

隣接する電極11A、11Aのみ矩形状とし、その他の電極11A、11A…をコーナーの切欠かれたた形狀としてもよい。

【0061】また、上述した如く、配線基板10にペアICチップ20を実装する場合、従来ではヒートツールのパッドが金属製だったので、異方性導電接合材料が配線基板の実装面に追従せず、配線基板に対して異方性導電接合材料を確実に仮接着できなかったのに対し、ヒートツール40のパッド41を柔軟性と耐熱性とを備えた材料から構成したことで、異方性導電接合材料30の全体を配線基板10に密着させて確実に仮接着することが可能となった。

【0062】このため、後の工程における配線基板10とペアICチップ20との本接着をも確実に実施することができ、もって配線基板10に対するペアICチップ20の接合性の低下を未然に防止することが可能となる。

【0063】また、配線基板10にペアICチップ20を本接着させる際にも、上述したヒートツール40を用いたことによって、配線基板10に仮接着された異方性導電接合材料30に対し、ペアICチップ20が傾斜して載置された場合でも、ヒートツール40におけるパッド41の柔軟性が、上記傾斜を吸収しつつペアICチップ20を均一に押圧することとなり、もって配線基板10に対してペアICチップ20を確実に接続させることができとなる。

【0064】なお、上述した実施例においては、配線基板に実装される電子部品としてペアICチップを例示しているが、配線基板に対してフリップチップ実装される電子部品であれば、ペアICチップ以外の様々な電子部品を搭載する配線基板や電子ユニットにおいても、本発明を有効に適用し得ることは言うまでもない。

【0065】

【発明の効果】以上、詳述した如く、請求項1に関わる配線基板では、絶縁層を挟んで積層された配線パターンを具備し、この配線パターンと絶縁層とを順次積層して製造されるビルドアップ型の配線基板において、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成している。上記構成によれば、表層の配線パターンの直下における絶縁層の剛性が向上するため、配線基板への加熱および加圧に対する前記絶縁層の変形、延いては前記配線パターンの変形が可及的に抑えられ、もって本発明の配線基板によれば、配線基板と電子部品との接合性の低下を未然に防止できる。

【0066】請求項2に関わる電子ユニットにおいては、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成し、この配線パターンと絶縁層とを順次積層して製造されるビルドアップ型の配線基板に、異方性導電接合材料を介して電子部品を実装し

(7)

11

ている。上記構成によれば、表層の配線パターンの直下における絶縁層の剛性が向上するため、配線基板への加熱および加圧に対する前記絶縁層の変形、延いては前記配線パターンの変形が可及的に抑えられ、もって本発明の電子ユニットによれば配線基板と電子部品との接合性の低下を未然に防止できる。

【0067】請求項3に関わる電子部品実装方法では、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成し、この配線パターンと絶縁層とを順次積層して製造されるビルトアップ型の配線基板に、異方性導電接合材料を介して電子部品を実装する電子部品実装方法において、配線基板の実装面にフィルム状の異方性導電接合材料を載置する工程と、フィルム状の異方性導電接合材料をヒートツールの柔軟性および耐熱性を備えたパッドにより加圧および加熱して配線基板の実装面に仮付けする工程とを含んでいる。上記構成によれば、表層の配線パターンの直下における絶縁層の剛性が向上するため、配線基板への加熱および加圧に対する前記絶縁層の変形、延いては前記配線パターンの変形が可及的に抑えられ、もって本発明の電子部品実装方法によれば、配線基板と電子部品との接合性の低下を未然に防止できる。さらに上記構成では、ヒートツールにおけるパッドの柔軟性により、フィルム状の異方性導電接合材料を、配線基板の実装面に追従させて確実に仮接着でき、もって本発明の電子部品実装方法によれば、配線基板と電子部品との接合性の低下を未然に防止できる。

【0068】請求項4に関わる配線基板では、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の配線パターンの表面を覆うソルダーレジストに、表層の配線パターンに実装される電子部品の外形よりも大きい開口を形成している。上記構成によれば、表層の配線パターンの直下における絶縁層の剛性が向上するため、配線基板への加熱および加圧に対する前記絶縁層の変形、延いては前記配線パターンの変形が可及的に抑えられ、もって本発明の配線基板によれば、配線基板と電子部品との接合性の低下を未然に防止できる。さらに上記構成によれば、ソルダーレジストの開口が電子部品の外形よりも大きいため、電子部品がソルダーレジストに乗り上げることがなく、もって本発明の配線基板によれば、配線基板と電子部品との接合性の低下を未然に防止することができる。

【0069】請求項5に関わる電子ユニットにおいては、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の配線パターンの表面を覆うソルダーレジストに、表層の配線パターンに実装される電子部品の外形よりも大きい開口を形成して成る配線基板に、異方性導電接合材料を

12

介して電子部品を実装している。上記構成によれば、表層の配線パターンの直下における絶縁層の剛性が向上するため、配線基板への加熱および加圧に対する前記絶縁層の変形、延いては前記配線パターンの変形が可及的に抑えられ、もって本発明の電子ユニットによれば配線基板と電子部品との接合性の低下を未然に防止できる。さらに上記構成によれば、ソルダーレジストの開口が電子部品の外形よりも大きいため、電子部品がソルダーレジストに乗り上げることがなく、もって本発明の電子ユニットによれば、配線基板と電子部品との接合性の低下を未然に防止できる。

【0070】請求項6に関わる電子部品実装方法では、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の配線パターンの表面を覆うソルダーレジストに、表層の配線パターンに実装される電子部品の外形よりも大きい開口を形成して成る配線基板に、異方性導電接合材料を介して電子部品を実装する電子部品実装方法において、配線基板の実装面にフィルム状の異方性導電接合材料を載置する工程と、フィルム状の異方性導電接合材料をヒートツールの柔軟性および耐熱性を備えたパッドにより加圧および加熱して配線基板の実装面に仮付けする工程とを含んでいる。上記構成によれば、表層の配線パターンの直下における絶縁層の剛性が向上するため、配線基板への加熱および加圧に対する前記絶縁層の変形、延いては前記配線パターンの変形が可及的に抑えられ、もって本発明の電子部品実装方法によれば、配線基板と電子部品との接合性の低下を未然に防止できる。さらに上記構成によれば、ソルダーレジストの開口が電子部品の外形よりも大きいため、電子部品がソルダーレジストに乗り上げることがなく、もって本発明の電子部品実装方法によれば、配線基板と電子部品との接合性の低下を未然に防止することができる。さらに上記構成では、ヒートツールにおけるパッドの柔軟性により、フィルム状の異方性導電接合材料を、配線基板の実装面に追従させて確実に仮接着でき、もって本発明の電子部品実装方法によれば、配線基板と電子部品との接合性の低下を未然に防止できる。

【0071】請求項7に関わる配線基板では、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の配線パターンにおける電極を、先端部のコーナーを切欠いた形状としている。上記構成によれば、表層の配線パターンの直下における絶縁層の剛性が向上するため、配線基板への加熱および加圧に対する前記絶縁層の変形、延いては前記配線パターンの変形が可及的に抑えられ、もって本発明の配線基板によれば、配線基板と電子部品との接合性の低下を未然に防止できる。さらに上記構成によれば、電

(8)

13

極を先端部のコーナーを切りいた形状としたことで、コーナー部分において隣接する電極同士のショートを防止しつつ電極を大型化することができ、かつ溶融した異方性導電接合材料が配線パターン間に流入し易いものとなり、もって本発明の配線基板によれば、配線基板と電子部品との接合性の低下を未然に防止できる。

【0072】請求項8に関わる電子ユニットでは、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の配線パターンにおける電極を、先端部のコーナーを切りいた形状として成る配線基板に、異方性導電接合材料を介して電子部品を実装している。上記構成によれば、表層の配線パターンの直下における絶縁層の剛性が向上するため、配線基板への加熱および加圧に対する前記絶縁層の変形、延いては前記配線パターンの変形が可及的に抑えられ、もって本発明の電子ユニットによれば配線基板と電子部品との接合性の低下を未然に防止できる。さらに上記構成によれば、電極を先端部のコーナーを切りいた形状としたことで、コーナー部分において隣接する電極同士のショートを防止しつつ電極を大型化することができ、かつ溶融した異方性導電接合材料が配線パターン間に流入し易いものとなり、もって本発明の電子ユニットによれば、配線基板と電子部品との接合性の低下を未然に防止できる。

【0073】請求項9に関わる電子部品実装方法では、絶縁層を挟んで積層された配線パターンを具備し、表層の配線パターンの直下における絶縁層を、ガラスクロスに樹脂を含浸させて形成するとともに、この表層の配線パターンにおける電極を、先端部のコーナーを切りいた形状として成る配線基板に、異方性導電接合材料を介して電子部品を実装する電子部品実装方法であって、配線基板の実装面にフィルム状の異方性導電接合材料を載置する工程と、フィルム状の異方性導電接合材料をヒートツールの柔軟性および耐熱性を備えたパッドにより加圧および加熱して配線基板の実装面に仮付けする工程とを含んでいる。上記構成によれば、表層の配線パターンの直下における絶縁層の剛性が向上するため、配線基板への加熱および加圧に対する前記絶縁層の変形、延いては前記配線パターンの変形が可及的に抑えられ、もって本発明の電子部品実装方法によれば、配線基板と電子部品との接合性の低下を未然に防止できる。さらに上記構成によれば、電極を先端部のコーナーを切りいた形状とし

14

たことで、コーナー部分において隣接する電極同士のショートを防止しつつ電極を大型化することができ、かつ溶融した異方性導電接合材料が配線パターン間に流入し易いものとなり、もって本発明の電子部品実装方法によれば、配線基板と電子部品との接合性の低下を未然に防止できる。さらに上記構成では、ヒートツールにおけるパッドの柔軟性により、フィルム状の異方性導電接合材料を、配線基板の実装面に追従させて確実に仮接着でき、もって本発明の電子部品実装方法によれば、配線基板と電子部品との接合性の低下を未然に防止できる。

#### 【図面の簡単な説明】

【図1】(a)および(b)は、本発明に關わる電子ユニットを示す要部平面図および要部断面側面図。

【図2】(a)および(b)は、本発明に關わる配線基板を示す要部平面図および要部断面側面図。

【図3】本発明に關わる配線基板における電極の形状を示す要部平面図。

【図4】(a)および(b)は、本発明に關わる配線基板における電極の形状の他の例を示す要部平面図。

【図5】本発明に關わる電子ユニットの製造工程を概念的に示す断面側面図。

【図6】本発明に關わる電子ユニットの製造工程を概念的に示す断面側面図。

【図7】本発明に關わる電子ユニットの製造工程を概念的に示す断面側面図。

【図8】本発明に關わる電子ユニットの製造工程を概念的に示す断面側面図。

【図9】従来の電子ユニットを示す要部断面側面図。

【図10】従来の配線基板を示す要部平面図。

【図11】(a)および(b)は、従来の電子ユニットの製造工程を示す概念図。

#### 【符号の説明】

1…電子ユニット、

10…配線基板、

11…表層の配線パターン、

11A…電極、

12…絶縁層、

15…ソルダーレジスト、

15a…開口、

20…ペアICチップ(電子部品)、



30…異方性導電接合材料、

40…ヒートツール、


41…パッド。

(9)



【図1】




【図3】



【図2】





【図5】




(10)


【図4】




【図6】




【図8】



【図7】




【図9】





(11)

【図10】



【図11】



フロントページの続き

Fターム(参考) 4M105 AA02 AA07 AA12 AA17 BB09  
EE16 EE19 FF01  
5E313 AA03 AA11 FG05  
5E319 AA03 AA07 AB05 AC02 AC12  
AC15 AC20 BB16 CC12 CC61  
CD15 CD25 GG20  
5E346 AA12 AA15 AA17 AA32 AA38  
BB01 BB16 CC04 CC08 CC38  
CC40 CC42 DD46 EE01 EE06  
EE07 EE31 FF45 GG01 HH07  
HH11

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**